Temperature sensitivity of silicon nanowire transistor based on channel length
This paper investigates the temperature sensitivity of Silicon Nanowire Transistor (SiNWT) depends on the gate length, and also presents the possibility of using it as a Nano- temperature sensor. The MuGFET simulation tool was used to investigate temperature characteristics of the nanowire. Current-...
| Main Authors: | AlAriqi, Hani Taha, Jabbar, Waheb A., Hashim, Yasir, Hadi, Manap |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
IEEE
2019
|
| Subjects: | |
| Online Access: | http://umpir.ump.edu.my/id/eprint/24710/ http://umpir.ump.edu.my/id/eprint/24710/1/44.2%20Temperature%20sensitivity%20of%20silicon%20nanowire%20transistor%20based%20on%20channel%20length.pdf |
Similar Items
Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
Channel Length-Based Comparative Analysis of Temperature and Electrical Characteristics for SiNWT and GeNWT
by: AlAriqi, Hani Taha, et al.
Published: (2020)
by: AlAriqi, Hani Taha, et al.
Published: (2020)
Temperature sensitivity based on channel length of FinFET transistor
by: Atalla, Yousif, et al.
Published: (2018)
by: Atalla, Yousif, et al.
Published: (2018)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)
by: Naif, Yasir Hashim
Published: (2013)
Electrical characterization of Ge-FinFET transistor based on nanoscale channel dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
A new factor for fabrication technologies evaluation for silicon nanowire transistors.
by: yasir, Hashim, et al.
Published: (2020)
by: yasir, Hashim, et al.
Published: (2020)
Electrical Сharacterization of Ge-FinFET Transistor Based on Nanoscale Channel Dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Optimal Nano-Dimensional Channel of GaAs-FinFET Transistor
by: Mahmood, Ahmed, et al.
Published: (2018)
by: Mahmood, Ahmed, et al.
Published: (2018)
Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021)
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021)
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)
by: Hashim, Yasir
Published: (2018)
Optimal nano dimensional channel of GaAs-FinFET transistor
by: Ahmed, Mahmood, et al.
Published: (2018)
by: Ahmed, Mahmood, et al.
Published: (2018)
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
Etching Effect On The Formation Of Silicon Nanowire Transistor Patterned By AFM Lithography.
by: Abdullah, A. Makarimi, et al.
Published: (2010)
by: Abdullah, A. Makarimi, et al.
Published: (2010)
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)
by: Larki, Farhad
Published: (2012)
Effect of TMAH etching duration on the formation of silicon nanowire transistor patterned by AFM nanolithography
by: Sabar Hutagalung, D., et al.
Published: (2012)
by: Sabar Hutagalung, D., et al.
Published: (2012)
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
by: Dehzangi, Arash
Published: (2012)
by: Dehzangi, Arash
Published: (2012)
Temperature Effect on ON/OFF Current Ratio of FinFET Transistor
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
Smart and Green Street Lighting System based on arduino and RF wireless module
by: Jabbar, Waheb A., et al.
Published: (2019)
by: Jabbar, Waheb A., et al.
Published: (2019)
Fabrication of silicon nanowire sensors for highly sensitive pH and DNA hybridization detection
by: Abd Rahman, Siti Fatimah, et al.
Published: (2022)
by: Abd Rahman, Siti Fatimah, et al.
Published: (2022)
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Effect Of Tetramethylammonium Hydroxide (TMAH) Etchant On The Formation Of Silicon Nanowires Transistor Patterned By Atomic Force Microscopy (AFM)
Lithography
by: Lew, Kam Chung
Published: (2011)
by: Lew, Kam Chung
Published: (2011)
Temperature characteristics of FinFET based on channel fin width and working voltage
by: Atalla, Yousif, et al.
Published: (2020)
by: Atalla, Yousif, et al.
Published: (2020)
A temperature characterization of (Si-FinFET) based on channel oxide thickness
by: Atalla, Yousif, et al.
Published: (2019)
by: Atalla, Yousif, et al.
Published: (2019)
Optimization of Channel Length Nano-Scale Sinwt Based Sram Cell
by: Naif, Yasir Hashim, et al.
Published: (2015)
by: Naif, Yasir Hashim, et al.
Published: (2015)
Study the characteristic of p-type junction-less side gate silicon nanowire transistor fabricated by atomic force microscopy lithography
by: Dehzangi, Arash, et al.
Published: (2011)
by: Dehzangi, Arash, et al.
Published: (2011)
Optimization Of Potassium Hydroxide (Koh) Etching On The Fabrication Of P-Type Silicon Nanowire Transistor Patterned By Atomic Force Microscopy Lithography
by: Abdullah, Ahmad Makarimi
Published: (2012)
by: Abdullah, Ahmad Makarimi
Published: (2012)
Optimization Of Potassium Hydroxide (KOH) Etching On The Fabrication Of P-Type Silicon Nanowire Transistor Patterned By Atomic Force Microscopy Lithography
by: Abdullah, Ahmad Makarimi
Published: (2012)
by: Abdullah, Ahmad Makarimi
Published: (2012)
Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
by: Yousif, Yousif Atalla
Published: (2019)
by: Yousif, Yousif Atalla
Published: (2019)
SOI based nanowire single-electron transistors: design, simulation and process development
by: Hashim, Uda, et al.
Published: (2007)
by: Hashim, Uda, et al.
Published: (2007)
High Sensitivity pH Sensor Based on Porous Silicon
(PSi) Extended Gate Field-Effect Transistor
by: Al-Hardan, Naif H., et al.
Published: (2016)
by: Al-Hardan, Naif H., et al.
Published: (2016)
Design and fabrication of silicon nanowire based sensor
by: Abd Rahman, Siti Fatimah, et al.
Published: (2013)
by: Abd Rahman, Siti Fatimah, et al.
Published: (2013)
Applicability Of Analytical Model For Modeling Silicon And Silicon Carbide MOS Transistors
by: Lock, Choon Hou
Published: (2006)
by: Lock, Choon Hou
Published: (2006)
Optimization of Channel Length Nano-Scale SiNWT Based SRAM Cell
by: Naif, Yasir Hashim
Published: (2016)
by: Naif, Yasir Hashim
Published: (2016)
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Nano-dimensional properties of Si-FinFET transistor based on ION/IOFF ratio and subthreshold swing (SS)
by: Mahmood, Ahmed, et al.
Published: (2018)
by: Mahmood, Ahmed, et al.
Published: (2018)
Similar Items
-
Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019) -
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019) -
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020) -
Channel Length-Based Comparative Analysis of Temperature and Electrical Characteristics for SiNWT and GeNWT
by: AlAriqi, Hani Taha, et al.
Published: (2020) -
Temperature sensitivity based on channel length of FinFET transistor
by: Atalla, Yousif, et al.
Published: (2018)