A built-in self-testable bit-slice processor / Ibrahim Abubakr M.

QR Code

A built-in self-testable bit-slice processor / Ibrahim Abubakr M.

Bibliographic Details
Main Author:	Abubakr M., Ibrahim
Format:	Thesis
Published:	1995
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://www.pendeta.um.edu.my/uhtbin/cgisirsi/x/P01UTAMA/0/5?searchdata1="A built-in self-testable bit-slice processor"{245} http://studentsrepo.um.edu.my/2392/1/PENDAHULUAN.pdf http://studentsrepo.um.edu.my/2392/2/ABSTRAK.pdf http://studentsrepo.um.edu.my/2392/3/KANDUNGAN.pdf http://studentsrepo.um.edu.my/2392/4/BAB_1.pdf http://studentsrepo.um.edu.my/2392/5/BAB_2.pdf http://studentsrepo.um.edu.my/2392/6/BAB_3.pdf http://studentsrepo.um.edu.my/2392/7/BAB_3.pdf http://studentsrepo.um.edu.my/2392/8/BAB_4.pdf http://studentsrepo.um.edu.my/2392/9/BAB_5.pdf http://studentsrepo.um.edu.my/2392/10/BAB_6.pdf http://studentsrepo.um.edu.my/2392/11/BAB_7.pdf http://studentsrepo.um.edu.my/2392/12/BIBLOGRAPHY.pdf

Similar Items

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

High degree of testability using full scan chain and ATPG-An industrial perspective
by: M.B.I., Reaz, et al.
Published: (2009)

Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
by: Rahman, M.M. Hafizur, et al.
Published: (2006)

Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)

Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022)

Spectrum slicing of a broadband light source
by: Mohamed Shabeer, Mohamed Shabeer
Published: (2006)

16 bits x 16 bits booth multiplier using VHDL
by: Muhammad Syafiq, Norashid
Published: (2008)

The role of playground games in the syntactic development in Sudanese children / Abubakr Abdalgadir Mohammed Abdalla
by: Mohammed Abdalla, Abubakr Abdalgadir
Published: (2012)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Design of digital signal processor
by: Teo,, Siaw Hui.
Published: (2009)

Verification of Microprocessor without Interlocked Pipeline (MIPS) Processor using Self-Checking Testbench
by: Teng, Wen Jun
Published: (2023)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

Designing 8-Bit multiplier
by: Yee, M.F
Published: (2006)

A Simple Digital Semaphore Decoder Using DSP Processor
by: Syed Abu Bakar, Syed Abdul Rahman, et al.
Published: (2000)

Eight Bits PCM Speech Coder And Decoder
by: Ibrahim, Imee Ezainee
Published: (2006)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
by: CH’NG , MING ZONG
Published: (2017)

Design Of Digital Imaging System Using Digital Signal Processor (DSP)
by: Yeoh, Siew Lee
Published: (2006)

Design Of An 8 Bit Receiver Based On FPGA
by: Mohammad, Haidzir
Published: (2006)

Bit error rate measurement on WCDMA system in multipath channel
by: Abdul Rahman, Tharek, et al.
Published: (2004)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
by: Paniandi, Arul
Published: (2006)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Design and implementation of a private and public key crypto processor for next-generation it security applications
by: Hani, Mohamed Khalil, et al.
Published: (2006)

A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Rahim At Samsuddin, H. A., et al.
Published: (2008)

Improved Path Loss Simulation Incorporating Three-dimensional Terrain Model Using Parallel Co-processors
by: Loo, Zhang Bin
Published: (2017)

Real-time power quality monitoring system based on TMS320CV5416 DSP processor
by: Abdullah, Abdul Rahim, et al.
Published: (2005)

Design of a 2-bit multi valued analog-to-digital converter
by: Farhana, Soheli, et al.
Published: (2011)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
by: Akhtar, Mohammad Nishat
Published: (2013)

Using Multiscale Edge Detection For Low Bit-Rate Subband Video Coding
by: Ashourian, Mohsen, et al.
Published: (2001)

Android based vehicle tracking system / Omer Ali Abubakr Abd Elrhman … [et al.]
by: Abd Elrhman, Omer Ali Abubakr, et al.
Published: (2015)

USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)

New circuit configuration and control strategy of modular multilevel converter for large scale photovoltaic systems / Ahmed Ibrahim Ibrahim Abbas Ahmed Elsanabary
by: Ahmed Ibrahim , Ibrahim Abbas Ahmed Elsanabary
Published: (2022)

Interference Suppresion For UWB Receivers Using Adaptive Minimum BIT Error Rate Equalizer
by: Chin, Chung Gwo
Published: (2009)

Face And Palmprint Multimod al Biometric System Based On Bit-Plane Decomposition Approach
by: Lee, Therry Z., et al.
Published: (2016)

Bit-error rate performance analysis of spectrum based detector for FSK digital modulation
by: Sha'ameri, Ahmad Zuri
Published: (2003)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

Peranti Masukan Dan Keluaran 8 Bit Dengan Menggunakan FPGA
by: Abd Razak, Mohd Pasha
Published: (2006)

Design Of 8 Bits Parallel To-Serial Converter For Baseband Using VHDL
by: Abdullah Zawawi, Ruhaifi
Published: (2006)