Skip to content
VuFind
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
A built-in self-testable bit-s...
Cite this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
A built-in self-testable bit-slice processor / Ibrahim Abubakr M.
Bibliographic Details
Main Author:
Abubakr M., Ibrahim
Format:
Thesis
Published:
1995
Subjects:
TK Electrical engineering. Electronics Nuclear engineering
Online Access:
http://www.pendeta.um.edu.my/uhtbin/cgisirsi/x/P01UTAMA/0/5?searchdata1="A built-in self-testable bit-slice processor"{245}
http://studentsrepo.um.edu.my/2392/1/PENDAHULUAN.pdf
http://studentsrepo.um.edu.my/2392/2/ABSTRAK.pdf
http://studentsrepo.um.edu.my/2392/3/KANDUNGAN.pdf
http://studentsrepo.um.edu.my/2392/4/BAB_1.pdf
http://studentsrepo.um.edu.my/2392/5/BAB_2.pdf
http://studentsrepo.um.edu.my/2392/6/BAB_3.pdf
http://studentsrepo.um.edu.my/2392/7/BAB_3.pdf
http://studentsrepo.um.edu.my/2392/8/BAB_4.pdf
http://studentsrepo.um.edu.my/2392/9/BAB_5.pdf
http://studentsrepo.um.edu.my/2392/10/BAB_6.pdf
http://studentsrepo.um.edu.my/2392/11/BAB_7.pdf
http://studentsrepo.um.edu.my/2392/12/BIBLOGRAPHY.pdf
Holdings
Description
Similar Items
Staff View
Description
Description not available.
Similar Items
Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)
High degree of testability using full scan chain and ATPG-An industrial perspective
by: M.B.I., Reaz, et al.
Published: (2009)
Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)
Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
by: Rahman, M.M. Hafizur, et al.
Published: (2006)
Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)