Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad
This project is about the development of Smart Transducer Interface Module in hardware. The IEEE1451.2 smart sensor approach specifies a 'plug and play' capability in a transducer module, which is achieved through transducer electronic data sheet (TEDS). It specifies a digital interface to...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2005
|
| Subjects: | |
| Online Access: | http://studentsrepo.um.edu.my/11580/ http://studentsrepo.um.edu.my/11580/1/marina_haryati_0405.pdf |
| _version_ | 1848774421948399616 |
|---|---|
| author | Marina , Haryati Mohammad |
| author_facet | Marina , Haryati Mohammad |
| author_sort | Marina , Haryati Mohammad |
| building | UM Research Repository |
| collection | Online Access |
| description | This project is about the development of Smart Transducer Interface Module in hardware. The IEEE1451.2 smart sensor approach specifies a 'plug and play' capability in a transducer module, which is achieved through transducer electronic data sheet (TEDS). It specifies a digital interface to access TEDS and transducer are defined. This STIM will be implemented using VHSIC Hardware Description Language (VHDL). Peak FPGA software. This report will comprise the ST1M phase from the design phase of main state machine until the end of testing phase. |
| first_indexed | 2025-11-14T13:58:02Z |
| format | Thesis |
| id | um-11580 |
| institution | University Malaya |
| institution_category | Local University |
| last_indexed | 2025-11-14T13:58:02Z |
| publishDate | 2005 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | um-115802021-07-26T23:12:15Z Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad Marina , Haryati Mohammad QA75 Electronic computers. Computer science QA76 Computer software This project is about the development of Smart Transducer Interface Module in hardware. The IEEE1451.2 smart sensor approach specifies a 'plug and play' capability in a transducer module, which is achieved through transducer electronic data sheet (TEDS). It specifies a digital interface to access TEDS and transducer are defined. This STIM will be implemented using VHSIC Hardware Description Language (VHDL). Peak FPGA software. This report will comprise the ST1M phase from the design phase of main state machine until the end of testing phase. 2005 Thesis NonPeerReviewed application/pdf http://studentsrepo.um.edu.my/11580/1/marina_haryati_0405.pdf Marina , Haryati Mohammad (2005) Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad. Undergraduates thesis, University of Malaya. http://studentsrepo.um.edu.my/11580/ |
| spellingShingle | QA75 Electronic computers. Computer science QA76 Computer software Marina , Haryati Mohammad Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad |
| title | Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad |
| title_full | Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad |
| title_fullStr | Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad |
| title_full_unstemmed | Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad |
| title_short | Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad |
| title_sort | smart transducer interface module (main state machine vhdl) / marina haryati mohammad |
| topic | QA75 Electronic computers. Computer science QA76 Computer software |
| url | http://studentsrepo.um.edu.my/11580/ http://studentsrepo.um.edu.my/11580/1/marina_haryati_0405.pdf |