Smart transducer interface module (main state machine VHDL) / Marina Haryati Mohammad
This project is about the development of Smart Transducer Interface Module in hardware. The IEEE1451.2 smart sensor approach specifies a 'plug and play' capability in a transducer module, which is achieved through transducer electronic data sheet (TEDS). It specifies a digital interface to...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2005
|
| Subjects: | |
| Online Access: | http://studentsrepo.um.edu.my/11580/ http://studentsrepo.um.edu.my/11580/1/marina_haryati_0405.pdf |
| Summary: | This project is about the development of Smart Transducer Interface Module in hardware. The IEEE1451.2 smart sensor approach specifies a 'plug and play' capability in a transducer module, which is achieved through transducer electronic data sheet (TEDS). It specifies a digital interface to access TEDS and transducer are defined. This STIM will be implemented using VHSIC Hardware Description Language (VHDL). Peak FPGA software. This report will comprise the ST1M phase from the design phase of main state machine until the end of testing phase. |
|---|