Design & simulation of an improved soft-switched synchronous buck converter
This paper proposes an improved soft switched synchronous buck converter in a fixed load condition. The switching energy can be fully recovered during current commutation phase in the gate driver while the diode conduction losses in the low and high side switches can be substantially reduced by empl...
| Main Authors: | , , |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
2009
|
| Subjects: | |
| Online Access: | http://scholars.utp.edu.my/id/eprint/94/ http://scholars.utp.edu.my/id/eprint/94/1/paper.pdf |
| _version_ | 1848658909061971968 |
|---|---|
| author | N.Z., Yahaya K.M., Begam M., Awan |
| author_facet | N.Z., Yahaya K.M., Begam M., Awan |
| author_sort | N.Z., Yahaya |
| building | UTP Institutional Repository |
| collection | Online Access |
| description | This paper proposes an improved soft switched synchronous buck converter in a fixed load condition. The switching energy can be fully recovered during current commutation phase in the gate driver while the diode conduction losses in the low and high side switches can be substantially reduced by employing additional L and C resonant in the circuit. Using PSpice simulation, the optimization technique has been studied. From the predetermined pulse width of the generated signals, the optimized resonant inductor current is observed to generate less oscillation and hence lower the switching loss. In addition, an optimized dead time interval is inserted between high side and low side of the transistors in the synchronous buck converter to minimize their body diode conduction losses. The detailed operations of both circuits are analyzed. © 2009 IEEE.
|
| first_indexed | 2025-11-13T07:22:01Z |
| format | Conference or Workshop Item |
| id | oai:scholars.utp.edu.my:94 |
| institution | Universiti Teknologi Petronas |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-13T07:22:01Z |
| publishDate | 2009 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | oai:scholars.utp.edu.my:942017-01-19T08:25:52Z http://scholars.utp.edu.my/id/eprint/94/ Design & simulation of an improved soft-switched synchronous buck converter N.Z., Yahaya K.M., Begam M., Awan Q Science (General) QA75 Electronic computers. Computer science This paper proposes an improved soft switched synchronous buck converter in a fixed load condition. The switching energy can be fully recovered during current commutation phase in the gate driver while the diode conduction losses in the low and high side switches can be substantially reduced by employing additional L and C resonant in the circuit. Using PSpice simulation, the optimization technique has been studied. From the predetermined pulse width of the generated signals, the optimized resonant inductor current is observed to generate less oscillation and hence lower the switching loss. In addition, an optimized dead time interval is inserted between high side and low side of the transistors in the synchronous buck converter to minimize their body diode conduction losses. The detailed operations of both circuits are analyzed. © 2009 IEEE. 2009 Conference or Workshop Item NonPeerReviewed application/pdf en http://scholars.utp.edu.my/id/eprint/94/1/paper.pdf N.Z., Yahaya and K.M., Begam and M., Awan (2009) Design & simulation of an improved soft-switched synchronous buck converter. In: 2009 3rd Asia International Conference on Modelling and Simulation, AMS 2009, 25 May 2009 through 26 May 2009, Bandung, Bali. http://www.scopus.com/inward/record.url?eid=2-s2.0-70349743707&partnerID=40&md5=fd7e127f60e3a47f7f06f935dd86f98b |
| spellingShingle | Q Science (General) QA75 Electronic computers. Computer science N.Z., Yahaya K.M., Begam M., Awan Design & simulation of an improved soft-switched synchronous buck converter |
| title | Design & simulation of an improved soft-switched synchronous buck converter
|
| title_full | Design & simulation of an improved soft-switched synchronous buck converter
|
| title_fullStr | Design & simulation of an improved soft-switched synchronous buck converter
|
| title_full_unstemmed | Design & simulation of an improved soft-switched synchronous buck converter
|
| title_short | Design & simulation of an improved soft-switched synchronous buck converter
|
| title_sort | design & simulation of an improved soft-switched synchronous buck converter |
| topic | Q Science (General) QA75 Electronic computers. Computer science |
| url | http://scholars.utp.edu.my/id/eprint/94/ http://scholars.utp.edu.my/id/eprint/94/ http://scholars.utp.edu.my/id/eprint/94/1/paper.pdf |