A low-power high-speed 1-mb CMOS SRAM

QR Code

A low-power high-speed 1-mb CMOS SRAM

An asynchronous dual-port 1-Mb CMOS SRAM is described. The SRAM can operate at a maximum frequency of 220MHz in dual-port mode and dissipates a minimum active power of 31mW and consumes a minimum standby power of 80nW. Simulation results show that the circuit functions properly over a wide range of...

Full description

Bibliographic Details
Main Authors:	Tan, , SH, Loh, , PY, Sulaiman, , MS
Format:	Article
Published:	2006
Subjects:	TA Engineering (General). Civil engineering (General)
Online Access:	http://shdl.mmu.edu.my/2081/

Similar Items

A 160-mhz 45-mW asynchronous dual-port 1-mb CMOS SRAM
by: Soon-Hwei, , Tan, et al.
Published: (2005)

Low-power, high-speed sram design: A review
by: Tan, Soon-Hwei, et al.
Published: (2007)

Low-power dual-port asynchronous CMOS SRAM design techniques
by: Tan, Soon-Hwei, et al.
Published: (2007)

Low-power dual-port asynchronous CMOS SRAM design techniques
by: Tan, Soon-Hwei, et al.
Published: (2007)

The Design of Low Power CMOS SRAM Subsystems
by: Lee, Chu Liang
Published: (2001)

Design A High Performance Dual Ported 1 Read 1 Write CMOS SRAM
by: Yeoh, Ee Ee
Published: (2006)

Low-power fast (LPF) SRAM cell for write/read operation
by: Prabhu, C. M. R., et al.
Published: (2011)

Effect of single event upset on 6T and 12T 32NM CMOS SRAMs circuit
by: Yusop, Nur Syafiqah, et al.
Published: (2016)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

The impact of scaling on single event upset in 6T and 12T SRAMs from 130 to 22 nm CMOS technology
by: Yusop, N. S., et al.
Published: (2018)

A high linearity CMOS RF amplifier for power control module in RFID reader
by: Uddin, Md. Jasim, et al.
Published: (2011)

Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits
by: Abdul Khalek, Mohd Faizal
Published: (2009)

Design of low power, high linearity down-conversion CMOS mixer for industrial, scientific and medical applications at 900 MHz / Lai Chi Yi
by: Lai, Chi Yi
Published: (2021)

High Gain of 3.1-5.1 GHz CMOS Power Amplifier for Direct Sequence Ultra-Wideband Application
by: Sapawi, R., et al.
Published: (2017)

High Speed Nyquist Analog To Digital Converter In CMOS
by: Seemi, Shazia
Published: (2006)

Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2016)

Low power and low phase noise RF CMOS oscillators for wireless applications / Lim Chee Cheow
by: Lim , Chee Cheow
Published: (2019)

Design of low voltage cmos tristate buffer
by: Nurul Huda, Binti Zulkifli.
Published: (2010)

Design of ultra-low voltage and low-power CMOS current bleeding mixer
by: Tan, Gim Heng, et al.
Published: (2014)

Diameter Optimization of Nano-scale SiNWT Based SRAM Cell
by: Naif, Yasir Hashim, et al.
Published: (2015)

Optimization of Channel Length Nano-Scale Sinwt Based Sram Cell
by: Naif, Yasir Hashim, et al.
Published: (2015)

130 nm low power CMOS analog multiplier
by: Abu Naim, Ahmad Safuan, et al.
Published: (2018)

Optimization of Channel Length Nano-Scale SiNWT Based SRAM Cell
by: Naif, Yasir Hashim
Published: (2016)

High-efficiency, wide-input-supply oscillator for switched capacitor converter in CMOS technology
by: Tan, Mun Bin
Published: (2023)

A 5Gbit/s CMOS clock and data recovery circuit
by: Sulaiman , Mohd Shahiman, et al.
Published: (2005)

Design of low power front-end receiver for bluetooth low energy/ZigBee in nano-scale CMOS technology / Zechariah Balan
by: Zechariah, Balan
Published: (2019)

A low power and fast CMOS arithmetic logic unit
by: Zulkifli, Nur Umaira
Published: (2015)

Low power CMOS iImage sensor for face recognition
by: Chan, Kit Heng, et al.
Published: (2020)

Dynamic power saving for CMOS circuits
by: Yeap, Kim Ho, et al.
Published: (2024)

Design and fabrication of low power differential low noise amplifier for WLAN application in deep sub-micron standard CMOS technology / Maizan Muhamad
by: Maizan, Muhamad
Published: (2019)

High Efficiency CMOS Class E Power Amplifier Using 0.13 μm Technology-0
by: Murad, S.A.Z., et al.
Published: (2012)

High efficiency 2.4 GHz CMOS two stages class-F power amplifier for wireless transmitters
by: Murad, S.A.Z., et al.
Published: (2016)

Road Speed Breakers Power Generation
by: Ammar A., Al Talib, et al.
Published: (2023)

A 2.4 GHz Two Stage CMOS Class-F Power Amplifier for Wireless Applications
by: Sohiful Anuar, Zainol Murad, et al.
Published: (2015)

High Speed CMOS VCO For Advanced Communications [TK7871.99.M99 C435 2003 f rb][Microfiche 7271].
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2003)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

An efficient fault syndromes simulator for SRAM memories
by: Wan Hasan, Wan Zuha, et al.
Published: (2009)

A high linearity CMOS RF amplifier for power control module in RFID reader
by: Uddin, Md. Jassim., et al.
Published: (2008)

High-Speed Implementations Of Fractal Image Compression For Low And High Resolution Images
by: Saad, Abdul Malik Haider Yusef
Published: (2018)

Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020)