Hardware prototyping of an efficient encryption engine

QR Code

Hardware prototyping of an efficient encryption engine

An approach to develop the FPGA of a flexible key RSA encryption engine that can be used as a standard device in the secured communication system is presented. The VHDL modeling of this RSA encryption engine has the unique characteristics of supporting multiple key sizes, thus can be fitted into the...

Full description

Bibliographic Details
Main Authors:	Ibrahimy, Muhammad Ibn, Reaz, Mamun Bin Ibne, Hussain, S.
Format:	Book Chapter
Language:	English
Published:	IIUM Press 2009
Subjects:	TA Engineering (General). Civil engineering (General)
Online Access:	http://irep.iium.edu.my/7107/ http://irep.iium.edu.my/7107/1/Hardware_Prototyping_of_an_Efficient_Encryption_Engine.pdf

Similar Items

Hardware prototyping of an efficient encryption engine
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2010)

Single core hardware module to implement encryption in TECB mode
by: Reaz, Mamun Bin Ibne, et al.
Published: (2007)

FPGA implementation of RSA encryption engine with flexible key size
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2007)

Hardware realization of an efficient fetal QRS complex detection algorithm
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2006)

Partial encryption of compressed images employing FPGA
by: Reaz, Mamun Bin Ibne Ibne, et al.
Published: (2005)

Development of an efficient algorithm for fetal heart rate detection: a hardware approach
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2006)

RSA with flexible key size: a hardware approach
by: Asaduzzaman, Khandaker, et al.
Published: (2005)

Partial Encryption of Compressed Images Employing FPGA
by: Reaz, M.B.I., et al.
Published: (2005)

RFID reader architectures and applications
by: Reaz, Mamun Bin Ibne, et al.
Published: (2009)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
by: Low, Chiau Thian
Published: (2017)

Hardware prototyping of Iris recognition system: A neural network approach
by: Florence Choong Chiao Mei,, et al.
Published: (2007)

Single core hardware module to implement encryption in TECB mode
by: Reaz, M. B. I., et al.
Published: (2007)

Hardware Prototyping Of An Efficient Image Compression System In Real-Time For Mobile Communication
by: Akter, Masuma
Published: (2008)

An efficient method for fetal electrocardiogram extraction from the abdominal electrocardiogram signal
by: Hasan, Muhammad Asfarul, et al.
Published: (2009)

Encryption in TECB mode: modeling, simulation and synthesis
by: Ibrahimy, Muhammad Ibn
Published: (2007)

NN-Based FECG extraction from the composite abdominal ECG
by: Hasan, Muhammad Asraful, et al.
Published: (2008)

Development of R-peak detection technique in abdominal ECG signal using neural network
by: Hasan, Muhammad Asraful, et al.
Published: (2008)

Hardware implementation of intelligent braking system
by: Sidek, Shahrul Na'im, et al.
Published: (2011)

Fetal electrocardiogram extraction and R-peak detection for fetal heart rate monitoring using artificial neural network and correlation
by: Hasan , M. A., et al.
Published: (2011)

Neural network based ECG signal analysis for heart rate detection
by: Reaz, Mamun Bin Ibne, et al.
Published: (2006)

Techniques of FECG signal analysis: detection and processing for fetal monitoring
by: Hasan , M. A., et al.
Published: (2007)

Development of power control module in RFID reader circuit: a mentor graphic simulation approach
by: Uddin, Md. Jasim, et al.
Published: (2008)

An approach to detect QRS complex using backpropagation neural network
by: Reaz, Mamun Bin Ibne, et al.
Published: (2006)

Hardware and circuit design of a vibrational cleaner
by: Chin, Fhong Soon, et al.
Published: (2016)

Generalised impossible differentials of advanced encryption standard
by: Phan, R.C.W., et al.
Published: (2001)

Image compression and encryption
by: Zainal Abidin, Zuhairiah
Published: (2003)

Development of an emergency medical care information system for fetal ECG monitoring
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2009)

Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters
by: Uddin, Md. Jasim, et al.
Published: (2010)

Optical-based hardware encryption device for software protection
by: Ehsan, Abang Annuar, et al.
Published: (2015)

Fetal QRS complex Detection Algorithm for FPGA Implementation
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2005)

SEMG signal processing and analysis using wavelet transform and higher order statistics to characterize muscle force
by: Hussain, M. S., et al.
Published: (2008)

Drowsiness detection for car assisted driver system using image processing analysis-interfacing with hardware
by: Huong, Nice Quan
Published: (2010)

Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)

Prototype development of normal Asian human skull
by: Nurhanis Sofiah, Abd Ghafar
Published: (2013)

Design of a terminal node controller hardware for CubeSat tracking applications
by: Ahmad, Yasser Asrul, et al.
Published: (2016)

EEG signal analysis and characterization for the aid of disabled people
by: Reaz, Mamun Bin Ibne, et al.
Published: (2007)

Fast clock tree generation using exact zero skew clock routing algorithm
by: Reaz, Mamun Ibn, et al.
Published: (2009)

Design and implementation of advanced encryption standard using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022)

A high linearity CMOS RF amplifier for power control module in RFID reader
by: Uddin, Md. Jasim, et al.
Published: (2011)

An AI based self-moderated smart-home
by: Assim, Awss, et al.
Published: (2006)