FPGA-based SDR implementation for FMCW maritime surveillance radar

This paper presents an overview of FPGA-based SDR implementation on FMCW X-band maritime surveillance radar INDERA MX-4. The FPGA implementation proposed in this work significantly simplifies the hardware architecture of the radar. In particular, the RF and electronic systems can be simplified into...

Full description

Bibliographic Details
Main Authors: Lestari, A. A., Patriadi, D. D., Putri, I. H., Winarko, O. D., Sediono, Wahju, Titasari, M. A. K.
Format: Proceeding Paper
Language:English
Published: IEEE 2017
Subjects:
Online Access:http://irep.iium.edu.my/62220/
http://irep.iium.edu.my/62220/7/62220-FPGA-Based%20SDR%20Implementation%20for%20FMCW.pdf
_version_ 1848785808871391232
author Lestari, A. A.
Patriadi, D. D.
Putri, I. H.
Winarko, O. D.
Sediono, Wahju
Titasari, M. A. K.
author_facet Lestari, A. A.
Patriadi, D. D.
Putri, I. H.
Winarko, O. D.
Sediono, Wahju
Titasari, M. A. K.
author_sort Lestari, A. A.
building IIUM Repository
collection Online Access
description This paper presents an overview of FPGA-based SDR implementation on FMCW X-band maritime surveillance radar INDERA MX-4. The FPGA implementation proposed in this work significantly simplifies the hardware architecture of the radar. In particular, the RF and electronic systems can be simplified into 3 main units only, i.e. LO, FPGA (with integrated ADC) and transceiver. Such architecture simplification should lead to more compact and robust RF and electronic system hardware. The FPGA development is carried out on FPGA development board ALTERA Stratix III following standard FPGA programming steps. The radar functionalities programmed in the FPGA unit include DSP, mixers, frequency agility, RTDC and ADC, and have been successfully verified. The developed FPGA unit has been integrated with the rest of the radar subsystems (antennas, transceiver, RF unit, etc.) to realize an FPGA-based SDR. Field measurements, located at the harbor of Merak in Java, Indonesia, have been carried out to verify the developed FPGA-based SDR. It has been demonstrated that the FPGA unit has worked properly to support the designed SDR implementation on the radar. In particular, good detection of various ships in the harbor area has been achieved. This result demonstrates the successful implementation of the FPGA unit in the complete integrated SDR system.
first_indexed 2025-11-14T16:59:02Z
format Proceeding Paper
id iium-62220
institution International Islamic University Malaysia
institution_category Local University
language English
last_indexed 2025-11-14T16:59:02Z
publishDate 2017
publisher IEEE
recordtype eprints
repository_type Digital Repository
spelling iium-622202018-03-09T04:07:51Z http://irep.iium.edu.my/62220/ FPGA-based SDR implementation for FMCW maritime surveillance radar Lestari, A. A. Patriadi, D. D. Putri, I. H. Winarko, O. D. Sediono, Wahju Titasari, M. A. K. TK5101 Telecommunication. Including telegraphy, radio, radar, television This paper presents an overview of FPGA-based SDR implementation on FMCW X-band maritime surveillance radar INDERA MX-4. The FPGA implementation proposed in this work significantly simplifies the hardware architecture of the radar. In particular, the RF and electronic systems can be simplified into 3 main units only, i.e. LO, FPGA (with integrated ADC) and transceiver. Such architecture simplification should lead to more compact and robust RF and electronic system hardware. The FPGA development is carried out on FPGA development board ALTERA Stratix III following standard FPGA programming steps. The radar functionalities programmed in the FPGA unit include DSP, mixers, frequency agility, RTDC and ADC, and have been successfully verified. The developed FPGA unit has been integrated with the rest of the radar subsystems (antennas, transceiver, RF unit, etc.) to realize an FPGA-based SDR. Field measurements, located at the harbor of Merak in Java, Indonesia, have been carried out to verify the developed FPGA-based SDR. It has been demonstrated that the FPGA unit has worked properly to support the designed SDR implementation on the radar. In particular, good detection of various ships in the harbor area has been achieved. This result demonstrates the successful implementation of the FPGA unit in the complete integrated SDR system. IEEE 2017 Proceeding Paper PeerReviewed application/pdf en http://irep.iium.edu.my/62220/7/62220-FPGA-Based%20SDR%20Implementation%20for%20FMCW.pdf Lestari, A. A. and Patriadi, D. D. and Putri, I. H. and Winarko, O. D. and Sediono, Wahju and Titasari, M. A. K. (2017) FPGA-based SDR implementation for FMCW maritime surveillance radar. In: 2017 International Conference on Radar, Antenna, Microwave, Electronics, and Telecommunications, 23rd-24th October, 2017, Jakarta, Indonesia. http://ieeexplore.ieee.org/document/8253137/ 10.1109/ICRAMET.2017.8253137
spellingShingle TK5101 Telecommunication. Including telegraphy, radio, radar, television
Lestari, A. A.
Patriadi, D. D.
Putri, I. H.
Winarko, O. D.
Sediono, Wahju
Titasari, M. A. K.
FPGA-based SDR implementation for FMCW maritime surveillance radar
title FPGA-based SDR implementation for FMCW maritime surveillance radar
title_full FPGA-based SDR implementation for FMCW maritime surveillance radar
title_fullStr FPGA-based SDR implementation for FMCW maritime surveillance radar
title_full_unstemmed FPGA-based SDR implementation for FMCW maritime surveillance radar
title_short FPGA-based SDR implementation for FMCW maritime surveillance radar
title_sort fpga-based sdr implementation for fmcw maritime surveillance radar
topic TK5101 Telecommunication. Including telegraphy, radio, radar, television
url http://irep.iium.edu.my/62220/
http://irep.iium.edu.my/62220/
http://irep.iium.edu.my/62220/
http://irep.iium.edu.my/62220/7/62220-FPGA-Based%20SDR%20Implementation%20for%20FMCW.pdf