VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM
The Reconfigurable Machine (RM) is a parallel architecture that is built using Xilinx's 4005 Field Programmable Gate Array (FPGA) and associated fast SRAMs. In this study, VHDL modeling and simulation of a fully connected there-layer Back-Propagation (BP) is attempted with a view towards its ma...
| Main Authors: | , , |
|---|---|
| Format: | Proceeding Paper |
| Language: | English |
| Published: |
1993
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/38341/ http://irep.iium.edu.my/38341/1/VHDL_modeling_and_simulation_of_the_back-propagation_algorithm_and_its_mapping_to_the_RM.pdf |
| _version_ | 1848781587177537536 |
|---|---|
| author | Erdogan, S. S. Abdul Rahman, Abdul Wahab T., H. Hong |
| author_facet | Erdogan, S. S. Abdul Rahman, Abdul Wahab T., H. Hong |
| author_sort | Erdogan, S. S. |
| building | IIUM Repository |
| collection | Online Access |
| description | The Reconfigurable Machine (RM) is a parallel architecture that is built using Xilinx's 4005 Field Programmable Gate Array (FPGA) and associated fast SRAMs. In this study, VHDL modeling and simulation of a fully connected there-layer Back-Propagation (BP) is attempted with a view towards its mapping to a reconfigurable . parallel architecture. The mapping encompasses both the forward and backward passes. A
bottom-up approach is used which starts from the configuration of processing elements to achieve effective
computation of floating-point sum-of-products. The FPGAs perform the floating-point multiplication, addition and function evaluation, while the local SRAMs are used for storing U0 data for RM. |
| first_indexed | 2025-11-14T15:51:56Z |
| format | Proceeding Paper |
| id | iium-38341 |
| institution | International Islamic University Malaysia |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-14T15:51:56Z |
| publishDate | 1993 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | iium-383412020-12-16T14:49:30Z http://irep.iium.edu.my/38341/ VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM Erdogan, S. S. Abdul Rahman, Abdul Wahab T., H. Hong T Technology (General) The Reconfigurable Machine (RM) is a parallel architecture that is built using Xilinx's 4005 Field Programmable Gate Array (FPGA) and associated fast SRAMs. In this study, VHDL modeling and simulation of a fully connected there-layer Back-Propagation (BP) is attempted with a view towards its mapping to a reconfigurable . parallel architecture. The mapping encompasses both the forward and backward passes. A bottom-up approach is used which starts from the configuration of processing elements to achieve effective computation of floating-point sum-of-products. The FPGAs perform the floating-point multiplication, addition and function evaluation, while the local SRAMs are used for storing U0 data for RM. 1993-05-09 Proceeding Paper PeerReviewed application/pdf en http://irep.iium.edu.my/38341/1/VHDL_modeling_and_simulation_of_the_back-propagation_algorithm_and_its_mapping_to_the_RM.pdf Erdogan, S. S. and Abdul Rahman, Abdul Wahab and T., H. Hong (1993) VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM. In: IEEE 1993 Custom Integrated Circuits Conference, 9-12 May 1993, California. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=590368 |
| spellingShingle | T Technology (General) Erdogan, S. S. Abdul Rahman, Abdul Wahab T., H. Hong VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM |
| title | VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM |
| title_full | VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM |
| title_fullStr | VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM |
| title_full_unstemmed | VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM |
| title_short | VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM |
| title_sort | vhdl modeling and simulation of the back-propagation algorithm and its mapping to the rm |
| topic | T Technology (General) |
| url | http://irep.iium.edu.my/38341/ http://irep.iium.edu.my/38341/ http://irep.iium.edu.my/38341/1/VHDL_modeling_and_simulation_of_the_back-propagation_algorithm_and_its_mapping_to_the_RM.pdf |