Hardware modeling of binary coded decimal adder in field programmable gate array
There are insignificant relevant research works available which are involved with the Field Programmable Gate Array (FPGA) based hardware implementation of Binary Coded Decimal (BCD) adder. This is because, the FPGA based hardware realization is quiet new and still developing field of research....
| Main Authors: | Ibrahimy, Muhammad Ibn, Ahsan, Md. Rezwanul, Soeroso, Iksannurazmi Bambang |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Science Publications
2013
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/30536/ http://irep.iium.edu.my/30536/1/PDF_ajassp.2013.466.477.pdf |
Similar Items
Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)
A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014)
by: Tham, N., et al.
Published: (2014)
Advanced encryption standard-XTS implementation in field programmable gate array hardware
by: Ahmed, Shakil, et al.
Published: (2015)
by: Ahmed, Shakil, et al.
Published: (2015)
Low power multicarrier- code division multiple access receiver on field programmable gate array
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019)
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019)
Soil moisture monitoring using field programmable gate
array
by: Husni, Muhammed Ihsan, et al.
Published: (2018)
by: Husni, Muhammed Ihsan, et al.
Published: (2018)
Soil moisture monitoring using field programmable gate array
by: Husni, Muhammed Ihsan, et al.
Published: (2018)
by: Husni, Muhammed Ihsan, et al.
Published: (2018)
An optimised field programmable gate array (FPGA) Jacobian logarithm architecture for turbo codes and soft bit demodulation
by: Lim, Li Li
Published: (2019)
by: Lim, Li Li
Published: (2019)
Implementation study of field programmable gate array (FPGA) and complex programmable logic device (CPLD) in collision avoidance system using vhsic hardware description language (VHDL)
by: Mohammad Naqiuddin Fahmi, Fathli, et al.
Published: (2021)
by: Mohammad Naqiuddin Fahmi, Fathli, et al.
Published: (2021)
Real time motorcycle image detections on field programmable gate array
by: Mat Nong, Mohd Ali, et al.
Published: (2015)
by: Mat Nong, Mohd Ali, et al.
Published: (2015)
Sigma-delta analog to digital converter on field programmable gate array
by: Hamadani, Maral Faghani
Published: (2015)
by: Hamadani, Maral Faghani
Published: (2015)
Smart home security access system using field programmable gate arrays
by: Saleh, Shukur, et al.
Published: (2018)
by: Saleh, Shukur, et al.
Published: (2018)
Real time plate recognition for motorcycle using field programmable gate array
by: Mat Nong, Mohd Ali
Published: (2019)
by: Mat Nong, Mohd Ali
Published: (2019)
Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
by: Osman, Khalid Eltahir Mohamed
Published: (2002)
by: Osman, Khalid Eltahir Mohamed
Published: (2002)
Studies on flat CORDIC implementation in field programmable gate arrays (FPGA) / Meera Subramaniam
by: Meera , Subramaniam
Published: (2004)
by: Meera , Subramaniam
Published: (2004)
Indoor positioning using artificial neural network with field programmable gate array implementation
by: Syahrulanuar, Ngah, et al.
Published: (2018)
by: Syahrulanuar, Ngah, et al.
Published: (2018)
Design of fuzzy logic controller for AC motor based on field programmable gate array
by: Obaid, Zeyad Assi, et al.
Published: (2009)
by: Obaid, Zeyad Assi, et al.
Published: (2009)
Stimulus signal generation for field programmable gate array- based gamma spectroscopy system
by: Abd Rahman, Nur Aira
Published: (2016)
by: Abd Rahman, Nur Aira
Published: (2016)
Fast fourier transform processor implementation for high inputs on field programmable gates array
by: Ali Abbas, Zaid
Published: (2018)
by: Ali Abbas, Zaid
Published: (2018)
Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014)
by: Gopal, Lenin, et al.
Published: (2014)
The hardware implementation of “Smart Gate” for UTAR
by: Navindra, Raj
Published: (2015)
by: Navindra, Raj
Published: (2015)
Two-Step Implementation of Sigmoid Function for Artificial Neural Network in Field Programmable Gate Array
by: Syahrulanuar, Ngah, et al.
Published: (2014)
by: Syahrulanuar, Ngah, et al.
Published: (2014)
Two-Steps Implementation of Sigmoid Function for Artificial Neural Network in Field Programmable Gate Array
by: Syahrulanuar, Ngah, et al.
Published: (2016)
by: Syahrulanuar, Ngah, et al.
Published: (2016)
Design and implementation of real data fast fourier transform processor on field programmable gates array
by: Ahmed, Mohammed Kassim
Published: (2015)
by: Ahmed, Mohammed Kassim
Published: (2015)
Dual-sampling sigma-delta analog-to-digital converter implementation in field-programmable gate array
by: Noor Shah, Mohd Syahril
Published: (2013)
by: Noor Shah, Mohd Syahril
Published: (2013)
Multi-directional matrix converter for low power application using field-programmable gate array
by: Toosi, Saman
Published: (2015)
by: Toosi, Saman
Published: (2015)
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)
by: Ismail, Mohd. Izuan
Published: (2006)
Theoretical design of CMOS SAW resonator
by: Soeroso, Iksannurazmi Bambang, et al.
Published: (2012)
by: Soeroso, Iksannurazmi Bambang, et al.
Published: (2012)
Full adder circuit design with novel lower complexity XOR gate in QCA technology
by: H. Majeed, Ali, et al.
Published: (2020)
by: H. Majeed, Ali, et al.
Published: (2020)
Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
by: Obaid, Zeyad Assi
Published: (2010)
by: Obaid, Zeyad Assi
Published: (2010)
Implementation of a low complexity peak-to-average power ratio reduction scheme on field programmable gate array
by: Varahram, Pooria, et al.
Published: (2015)
by: Varahram, Pooria, et al.
Published: (2015)
Improved genetic algorithm for direct current motor high speed controller implemented on field programmable gate array
by: Alkhafaji, Falih Salih
Published: (2019)
by: Alkhafaji, Falih Salih
Published: (2019)
A Simple Approach of Space-vector Pulse Width Modulation Realization Based on Field Programmable Gate Array
by: Sutikno, Tole, et al.
Published: (2010)
by: Sutikno, Tole, et al.
Published: (2010)
Statistical analysis of power delay estimation in adder circuit using non-clocked pass gate families
by: Senthilpari, Chinnaiyan, et al.
Published: (2007)
by: Senthilpari, Chinnaiyan, et al.
Published: (2007)
Hardware design of magnetically isolated gate driver using insulated gate bipolar transistor (IGBT)
by: Mohammad Noor, Siti Zaliha, et al.
Published: (2017)
by: Mohammad Noor, Siti Zaliha, et al.
Published: (2017)
High speed adder
by: Dagrious, Jihob.
Published: (2009)
by: Dagrious, Jihob.
Published: (2009)
Rounding theorem the possibility of applying cryptosystem on the decimal numbers.
by: Alfaris, Rand, et al.
Published: (2008)
by: Alfaris, Rand, et al.
Published: (2008)
Field programmable gate array based sigmoid function implementation using differential lookup table and second order nonlinear function
by: Syahrulanuar, Ngah
Published: (2021)
by: Syahrulanuar, Ngah
Published: (2021)
Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005)
by: Toh, Chuen Ling
Published: (2005)
Hardware prototyping of an efficient encryption engine
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2009)
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2009)
Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
by: Toh, C. L., et al.
Published: (2006)
by: Toh, C. L., et al.
Published: (2006)
Similar Items
-
Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012) -
A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014) -
Advanced encryption standard-XTS implementation in field programmable gate array hardware
by: Ahmed, Shakil, et al.
Published: (2015) -
Low power multicarrier- code division multiple access receiver on field programmable gate array
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019) -
Soil moisture monitoring using field programmable gate
array
by: Husni, Muhammed Ihsan, et al.
Published: (2018)