Hardware modeling of binary coded decimal adder in FPGA

QR Code

Hardware modeling of binary coded decimal adder in FPGA

There are insignificant relevant research works available which are involved with the Field Programmable Gate Array (FPGA) based hardware implementation of Binary Coded Decimal (BCD) adder. This is because, the FPGA based hardware realization is quiet new and still developing field of research....

Full description

Bibliographic Details
Main Authors:	Ibrahimy, Muhammad Ibn, Ahsan, Md. Rezwanul, Bambang Soeroso, Iksannurazmi
Format:	Article
Language:	English
Published:	World Scientific and Engineering Academy and Society 2012
Subjects:	T Technology (General)
Online Access:	http://irep.iium.edu.my/27422/ http://irep.iium.edu.my/27422/1/Hardware_Modeling_of_Binary_Coded_Decimal_Adder_in_FPGA.pdf

Similar Items

Hardware modeling of binary coded decimal adder in field programmable gate array
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014)

Theoretical design of CMOS SAW resonator
by: Soeroso, Iksannurazmi Bambang, et al.
Published: (2012)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
by: Kadiran, Kamaru Adzha
Published: (2005)

VHDL modelling of fixed-point DWT for the purpose of EMG signal denoising
by: Ahsan, Md. Rezwanul, et al.
Published: (2011)

FPGA-based hardware modeling of light rail transit fare card controller
by: Musse, Mohamud Ahmed, et al.
Published: (2011)

FPGA implementation of multiplier for floating-point numbers based on IEEE 754-2008 standard
by: Shyamsi, M., et al.
Published: (2015)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

Development of VHDL model for fixed-point discrete wavelet transform
by: Ahsan, Md. Rezwanul, et al.
Published: (2012)

A step towards the development of VHDL model for ANN based EMG signal classifier
by: Ahsan, Md. Rezwanul, et al.
Published: (2012)

Hardware implementation for cardiac electrical excitation and conduction using an FPGA
by: Adon, Nur Atiqah
Published: (2017)

Rounding theorem the possibility of applying cryptosystem on the decimal numbers.
by: Alfaris, Rand, et al.
Published: (2008)

Hardware prototyping of an efficient encryption engine
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2009)

Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
by: Hiew, Fu San
Published: (2006)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
by: Tan, Earn Tzeh
Published: (2014)

EMG motion pattern classification through design and optimization of neural network
by: Ahsan, Md. Rezwanul, et al.
Published: (2012)

Optimization of neural network for efficient EMG signal classification
by: Ahsan, Md. Rezwanul, et al.
Published: (2012)

The use of artificial neural network in the classification of EMG signals
by: Ahsan, Md. Rezwanul, et al.
Published: (2012)

Electromygraphy (EMG) signal based hand gesture recognition using Artificial Neural Network (ANN)
by: Ahsan, Md. Rezwanul, et al.
Published: (2011)

Hand motion detection from EMG signals by using ANN based classifier for human computer interaction
by: Ahsan, Md. Rezwanul, et al.
Published: (2011)

Advances in electromyogram signal classification to improve the quality of life for the disabled and aged people
by: Ahsan, Md. Rezwanul, et al.
Published: (2010)

Design and optimization of Levenberg-Marquardt based Neural Network Classifier for EMG signals to identify hand motions
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

Design and performance analysis of artificial neural network for hand motion detection from EMG signals
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

FPGA implementation of RSA encryption engine with flexible key size
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2007)

Hardware prototyping of an efficient encryption engine
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2010)

Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA
by: Al-Hussaini, Khalid Taher Mohammed, et al.
Published: (2017)

Comparison of parallel prefix adder (PPA)
by: Voon, Peter
Published: (2010)

Single core hardware module to implement encryption in TECB mode
by: Reaz, Mamun Bin Ibne, et al.
Published: (2007)

A New Cryptosystem Based on Decimal Numbers and Nonlinear Function
by: Alfaris, Rand Qusay
Published: (2009)

RSA with flexible key size: a hardware approach
by: Asaduzzaman, Khandaker, et al.
Published: (2005)

Hardware realization of an efficient fetal QRS complex detection algorithm
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2006)

Partial encryption of compressed images employing FPGA
by: Reaz, Mamun Bin Ibne Ibne, et al.
Published: (2005)

Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
by: Niun, Cheah How
Published: (2016)

Hardware software partitioning of crankshaft function in engine control units using FPGA-based testing
by: Yeoh, Khai Chein, et al.
Published: (2017)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

Advanced noise removal techniques for the detection of EMG signal
by: Ahsan, Md. Rezwanul, et al.
Published: (2011)

EMG signal classification techniques for the development of human computer interaction system
by: Ahsan, Md. Rezwanul, et al.
Published: (2011)

EMG signal classification for human computer interaction: a review
by: Ahsan, Md. Rezwanul, et al.
Published: (2009)

The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model
by: Abu, Mohd Azlan, et al.
Published: (2016)

Development of an efficient algorithm for fetal heart rate detection: a hardware approach
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2006)