Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor

QR Code

Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor

Bibliographic Details
Main Authors:	Gopal, Lenin, Chowdhury, A., Gopalai, A., Singh, A., Madon, B.
Format:	Conference Paper
Published:	IEEE 2014
Online Access:	http://hdl.handle.net/20.500.11937/66724

Similar Items

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014)

Design of low quantum cost reversible BCD adder
by: Cheng, C., et al.
Published: (2016)

Design and synthesis of reversible arithmetic and Logic Unit (ALU)
by: Gopal, Lenin, et al.
Published: (2014)

Efficient three variables reversible logic synthesis using mixed-polarity Toffoli gate
by: Cheng, C., et al.
Published: (2015)

Design of reversible multiplexer/de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)

Design of reversible multiplexer de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)

Full adder circuit design with novel lower complexity XOR gate in QCA technology
by: H. Majeed, Ali, et al.
Published: (2020)

The logic of the floral transition: reverse-engineering the switch controlling the identity of lateral organs
by: Dinh, Jean-Louis, et al.
Published: (2017)

A low power multiplexer based pass transistor logic full adder
by: Kamsani, Noor Ain, et al.
Published: (2015)

Subtractor or differential amplifier
by: Shah, Asadullah, et al.
Published: (2011)

Design and synthesis of reversible logic
by: Chua, Shin Cheng
Published: (2016)

Statistical analysis of power delay estimation in adder circuit using non-clocked pass gate families
by: Senthilpari, Chinnaiyan, et al.
Published: (2007)

Design of Quaternary Logic Carry Look-Ahead Adder
by: Lohrasb, Nosratollah
Published: (2009)

An analysis of MVL neural operators using feed forward backpropagation: Realization and application of logic synthesis
by: Chowdhury, A., et al.
Published: (2015)

Hardware modeling of binary coded decimal adder in field programmable gate array
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

Design and Analysis of a New Carbon Nanotube Full Adder Cell
by: Ghadiry, M. H., et al.
Published: (2011)

Implementation and self-checking of different adder circuits
by: Hassan, Hasliza
Published: (2020)

Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015)

Using an electrical potential to reversibly switch surfaces between two states for dynamically controlling cell adhesion
by: Ng, C., et al.
Published: (2012)

Reverse innovation
by: Ng, Hendry *
Published: (2017)

Reversed Readymade
by: Gladwell, Shaun
Published: (2016)

Reverse engineering of children bicycle
by: M.A., Maleque
Published: (2010)

Developing Agent Based Modeling For Logic Programming And Reverse Analysis For Hopfield Network
by: Ng, Pei Fen
Published: (2013)

PID Bidirectional Speed Controller for BLDC with Seamless Speed Reversal using Direct Commutation Switching Scheme
by: Satishrao , Pothorajoo, et al.
Published: (2017)

Power Deduction in Digital Signal Processing Circuit using Inventive CPL Subtractor Circuit
by: Senthilpari, C., et al.
Published: (2006)

Reverse engineering of automotive piston
by: Arifutzzaman, A., et al.
Published: (2012)

Time order reversals and saccades
by: Kresevic, J., et al.
Published: (2016)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

Design of low power high speed digital vedic multiplier using 13T hybrid full adder
by: Lee, Shing Jie
Published: (2018)

High frequency CNTFET-based logic gate
by: Farhana, Soheli, et al.
Published: (2015)

Critical barriers in implementing reverse logistics in the Chinese manufacturing sectors
by: Abdulrahman, Muhammad D., et al.
Published: (2014)

Full hydrodynamic reversibility of the weak dimerization of vancomycin and elucidation of its interaction with VanS monomers at clinical concentration
by: Phillips-Jones, Mary K., et al.
Published: (2017)

Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009)

Hybrid fuzzy-PID bidirectional speed controller for BLDC with seamless speed reversal using direct commutation switching scheme
by: Satishrao, Pothorajoo, et al.
Published: (2018)

Modified fuzzy gain scheduling speed controller for BLDC with seamless speed reversal using direct commutation switching scheme
by: Pothorajoo, Satishrao
Published: (2018)

A 2x2 bit multiplier using hybrid 13 t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

A 2x2 bit multiplier using hybrid 13t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

Reversible moisture damage in asphalt mixture
by: Muhammad, Arfat, et al.
Published: (2019)

Reversible moisture damage in asphalt mixture
by: Muhammad, Arfat, et al.
Published: (2019)

Cannot write session to /tmp/vufind_sessions/sess_nu839bur23926iia3hdfkc9v2b