Reconfigurable FIR Filter in FPGA
Finite Impulse Response (FIR) filters are widely used in Digital Signal Processing (DSP) systems. The throughput of real-time, FIR filters is limited by the processing capability of its implementation. Software implementations are very flexible but the inherent sequential execution of programs makes...
| Main Authors: | , |
|---|---|
| Format: | Conference Paper |
| Published: |
Murdoch University
2006
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/20.500.11937/46091 |
| _version_ | 1848757464133009408 |
|---|---|
| author | Dzukleski, Igor Ortega-Sanchez, Cesar |
| author_facet | Dzukleski, Igor Ortega-Sanchez, Cesar |
| author_sort | Dzukleski, Igor |
| building | Curtin Institutional Repository |
| collection | Online Access |
| description | Finite Impulse Response (FIR) filters are widely used in Digital Signal Processing (DSP) systems. The throughput of real-time, FIR filters is limited by the processing capability of its implementation. Software implementations are very flexible but the inherent sequential execution of programs makes them slow. The fastest FIR filters are those implemented in dedicated hardware, but these systems are usually fixed and modifications to the filter are not possible. This paper presents the design and implementation of a Field-Programmable Gate-Array (FPGA)-based, FIR filter. By exploiting the field-programmability of FPGAs it is possible to create different filters with fixed functionality, or even create adaptive filters whose parameters are adjusted in real-time by some intelligent algorithm. |
| first_indexed | 2025-11-14T09:28:30Z |
| format | Conference Paper |
| id | curtin-20.500.11937-46091 |
| institution | Curtin University Malaysia |
| institution_category | Local University |
| last_indexed | 2025-11-14T09:28:30Z |
| publishDate | 2006 |
| publisher | Murdoch University |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | curtin-20.500.11937-460912017-02-27T14:48:08Z Reconfigurable FIR Filter in FPGA Dzukleski, Igor Ortega-Sanchez, Cesar embedded systems hardware acceleration DSP FPGAs FIR filters Finite Impulse Response (FIR) filters are widely used in Digital Signal Processing (DSP) systems. The throughput of real-time, FIR filters is limited by the processing capability of its implementation. Software implementations are very flexible but the inherent sequential execution of programs makes them slow. The fastest FIR filters are those implemented in dedicated hardware, but these systems are usually fixed and modifications to the filter are not possible. This paper presents the design and implementation of a Field-Programmable Gate-Array (FPGA)-based, FIR filter. By exploiting the field-programmability of FPGAs it is possible to create different filters with fixed functionality, or even create adaptive filters whose parameters are adjusted in real-time by some intelligent algorithm. 2006 Conference Paper http://hdl.handle.net/20.500.11937/46091 Murdoch University fulltext |
| spellingShingle | embedded systems hardware acceleration DSP FPGAs FIR filters Dzukleski, Igor Ortega-Sanchez, Cesar Reconfigurable FIR Filter in FPGA |
| title | Reconfigurable FIR Filter in FPGA |
| title_full | Reconfigurable FIR Filter in FPGA |
| title_fullStr | Reconfigurable FIR Filter in FPGA |
| title_full_unstemmed | Reconfigurable FIR Filter in FPGA |
| title_short | Reconfigurable FIR Filter in FPGA |
| title_sort | reconfigurable fir filter in fpga |
| topic | embedded systems hardware acceleration DSP FPGAs FIR filters |
| url | http://hdl.handle.net/20.500.11937/46091 |