Design of low quantum cost reversible BCD adder

QR Code

Design of low quantum cost reversible BCD adder

Reversible logic is one of the emerging computational methodologies which assures zero power dissipation through theoretical laws of thermodynamics. It has received significant interest in application on quantum computing, nanotechnologies and low power computing devices. In this work, we present a...

Full description

Bibliographic Details
Main Authors:	Cheng, C., Gopal, Lenin, Sidhu, Amandeep, Singh, A.
Format:	Conference Paper
Published:	2016
Online Access:	http://hdl.handle.net/20.500.11937/45468

Similar Items

A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014)

Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014)

Design of reversible multiplexer/de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)

Design of reversible multiplexer de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)

Efficient three variables reversible logic synthesis using mixed-polarity Toffoli gate
by: Cheng, C., et al.
Published: (2015)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

Design and synthesis of reversible arithmetic and Logic Unit (ALU)
by: Gopal, Lenin, et al.
Published: (2014)

Clinical manifestation of blepharocheilodontic (BCD) syndrome: a case review
by: Navasheilla Retna .R,, et al.
Published: (2013)

Design of a low-power, high performance, 8×8bit multiplier using a Shannon-based adder cell
by: SENTHILPARI, C, et al.
Published: (2008)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

Design of Quaternary Logic Carry Look-Ahead Adder
by: Lohrasb, Nosratollah
Published: (2009)

Design of low power high speed digital vedic multiplier using 13T hybrid full adder
by: Lee, Shing Jie
Published: (2018)

A low power multiplexer based pass transistor logic full adder
by: Kamsani, Noor Ain, et al.
Published: (2015)

Comparison of parallel prefix adder (PPA)
by: Voon, Peter
Published: (2010)

Design and Analysis of a New Carbon Nanotube Full Adder Cell
by: Ghadiry, M. H., et al.
Published: (2011)

Technique of failure analysis for gate oxide defect of Bi-polar CMOS Diffuse (BCD) technology
by: Abdullah, Farisal
Published: (2013)

Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015)

Implementation and self-checking of different adder circuits
by: Hassan, Hasliza
Published: (2020)

Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009)

Robust transceiver designs for MIMO relay communication systems
by: Gopal, Lenin
Published: (2015)

The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model
by: Abu, Mohd Azlan, et al.
Published: (2016)

Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)

Full adder circuit design with novel lower complexity XOR gate in QCA technology
by: H. Majeed, Ali, et al.
Published: (2020)

Designing and Implementing a Wi-Fi Enabled Mobile Robot
by: Gopal, Lenin, et al.
Published: (2011)

Statistical analysis of power delay estimation in adder circuit using non-clocked pass gate families
by: Senthilpari, Chinnaiyan, et al.
Published: (2007)

Design and synthesis of reversible logic
by: Chua, Shin Cheng
Published: (2016)

Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015)

Reverse leakage current mechanisms in quantum dot laser structures
by: Hasbullah, Nurul Fadzlin, et al.
Published: (2011)

Hardware modeling of binary coded decimal adder in field programmable gate array
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

Reversible palm vein authenticator design with quantum dot cellular automata for information security in nanocommunication network
by: Debnath, Bikash, et al.
Published: (2020)

CRISPR-Cas Adaptation in Escherichia coli requires RecBCD helicase but not nuclease activity, is independent of homologous recombination, and is antagonised by 5’ ssDNA exonucleases
by: Killelea, Tom, et al.
Published: (2018)

Design of an FPGA-Based OFDM Transceiver for DVB-T Standard
by: Gopal, Lenin, et al.
Published: (2011)

Simplified Robust Design for Nonregenerative Multicasting MIMO Relay Systems
by: Gopal, Lenin, et al.
Published: (2015)

Asymptotically optimal quantum channel reversal for qudit ensembles and multimode Gaussian states
by: Bowles, P., et al.
Published: (2012)

MMSE based transceiver design for MIMO relay systems with mean and covariance feedback
by: Gopal, Lenin, et al.
Published: (2013)

Joint MMSE Transceiver Design in Non-Regenerative MIMO Relay Systems with Covariance Feedback
by: Gopal, Lenin, et al.
Published: (2011)

Channel Covariance Information Based Transceiver Design for AF MIMO Relay Systems with Direct Link
by: Gopal, Lenin, et al.
Published: (2012)

Tomlinson-Harashima Precoding Based Transceiver Design for MIMO Relay Systems With Channel Covariance Information
by: Gopal, Lenin, et al.
Published: (2015)

Protein Data Integration through Ontologies
by: Sidhu, Amandeep
Published: (2009)

Cannot write session to /tmp/vufind_sessions/sess_393v41k2gcctluvhkguusecknc