Design and synthesis of reversible arithmetic and Logic Unit (ALU)
In low power circuit design, reversible computing has become one of the most efficient and prominent techniques in recent years. In this paper, reversible Arithmetic and Logic Unit (ALU) is designed to show its major implications on the Central Processing Unit (CPU).In this paper, two types of rever...
| Main Authors: | Gopal, Lenin, Mohd Mahayadin, N., Chowdhury, A., Gopalai, A., Singh, A. |
|---|---|
| Format: | Conference Paper |
| Published: |
Institute of Electrical and Electronics Engineers Inc.
2014
|
| Online Access: | http://hdl.handle.net/20.500.11937/14507 |
Similar Items
Arithmetic logic unit (ALU) - bit slice approach.
by: Suparjo, Bambang Sunaryo, et al.
by: Suparjo, Bambang Sunaryo, et al.
Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014)
by: Gopal, Lenin, et al.
Published: (2014)
A Built-In-Self-Test Arithmetic Logic Unit (A BIST ALU) / Suhaila Ab. Aziz
by: Suhaila , Ab. Aziz
Published: (2003)
by: Suhaila , Ab. Aziz
Published: (2003)
Design of reversible multiplexer/de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)
by: Gopal, Lenin, et al.
Published: (2014)
Design of reversible multiplexer de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)
by: Gopal, Lenin, et al.
Published: (2014)
Efficient three variables reversible logic synthesis using mixed-polarity Toffoli gate
by: Cheng, C., et al.
Published: (2015)
by: Cheng, C., et al.
Published: (2015)
ALU Circuit Design Mix Logic Styles Technique
by: Lee, Seng Siong
Published: (2004)
by: Lee, Seng Siong
Published: (2004)
VLSI Design Of A Bit Serial Arithmetic Logic Unit
by: Lee, Tiong Kiat
Published: (2003)
by: Lee, Tiong Kiat
Published: (2003)
Design and synthesis of reversible logic
by: Chua, Shin Cheng
Published: (2016)
by: Chua, Shin Cheng
Published: (2016)
A low power and fast CMOS arithmetic logic unit
by: Zulkifli, Nur Umaira
Published: (2015)
by: Zulkifli, Nur Umaira
Published: (2015)
Floating-Point ALU Design
by: Huang, Seow Ling
Published: (2003)
by: Huang, Seow Ling
Published: (2003)
Design of low quantum cost reversible BCD adder
by: Cheng, C., et al.
Published: (2016)
by: Cheng, C., et al.
Published: (2016)
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009)
by: C., Senthilpari
Published: (2009)
An analysis of MVL neural operators using feed forward backpropagation: Realization and application of logic synthesis
by: Chowdhury, A., et al.
Published: (2015)
by: Chowdhury, A., et al.
Published: (2015)
Analysis of FPGA design methods using AN 8 BIT ALU
by: Mohd Zin, Rosnah
Published: (2005)
by: Mohd Zin, Rosnah
Published: (2005)
A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014)
by: Tham, N., et al.
Published: (2014)
Shahidan alu-alukan perebutan jawatan
Published: (2009)
Published: (2009)
Kata alu-aluan NC UTM
by: Dean, Dean
Published: (2008)
by: Dean, Dean
Published: (2008)
Mahasiswa UKM alu-alukan pelantikan Canselor baru
Published: (2009)
Published: (2009)
Robust transceiver designs for MIMO relay communication systems
by: Gopal, Lenin
Published: (2015)
by: Gopal, Lenin
Published: (2015)
Designing and Implementing a Wi-Fi Enabled Mobile Robot
by: Gopal, Lenin, et al.
Published: (2011)
by: Gopal, Lenin, et al.
Published: (2011)
Arithmetic and relational operators
by: Bhatti, Zeeshan, et al.
Published: (2011)
by: Bhatti, Zeeshan, et al.
Published: (2011)
Steganography technique using modulus arithmetic
by: Jaafar, Sayuthi, et al.
Published: (2007)
by: Jaafar, Sayuthi, et al.
Published: (2007)
Efficient methods for synthesis of multivalued logic
by: Chowdhury, Adib Kabir
Published: (2014)
by: Chowdhury, Adib Kabir
Published: (2014)
Structurally and arithmetically controlled grammars
by: Ashaari, S, et al.
Published: (2016)
by: Ashaari, S, et al.
Published: (2016)
Arithmetic version of boolean algebra
by: Azram, Mohammad, et al.
Published: (2009)
by: Azram, Mohammad, et al.
Published: (2009)
Arithmetic version of boolean algebra
by: Azram, Mohammad, et al.
Published: (2010)
by: Azram, Mohammad, et al.
Published: (2010)
Arithmetic version of boolean algebra
by: Azram, Mohammad, et al.
Published: (2009)
by: Azram, Mohammad, et al.
Published: (2009)
A Metaphor for Rough Set Theory: Modular Arithmetic
by: Wolski, Marcin, et al.
Published: (2018)
by: Wolski, Marcin, et al.
Published: (2018)
Interaction of topology and algebra in arithmetic geometry
by: Camara, Alberto
Published: (2013)
by: Camara, Alberto
Published: (2013)
Investigations in two-dimensional arithmetic geometry
by: Morrow, Matthew Thomas
Published: (2009)
by: Morrow, Matthew Thomas
Published: (2009)
Al-Kashi and access to the arithmetic & astronomy
by: Rasheed, Aous Naji, et al.
Published: (2011)
by: Rasheed, Aous Naji, et al.
Published: (2011)
Arithmetic expressions and data types in C++
by: Shah, Asadullah, et al.
Published: (2011)
by: Shah, Asadullah, et al.
Published: (2011)
Large Integer Arithmetic in GPU for Cryptography
by: Lee, Wen Dick
Published: (2017)
by: Lee, Wen Dick
Published: (2017)
Arithmetic deformation theory via arithmetic fundamental groups and nonarchimedean theta functions, notes on the work of Shinichi Mochizuki
by: Fesenko, Ivan
Published: (2015)
by: Fesenko, Ivan
Published: (2015)
The arithmetic mean iterative method for solving 2D Helmholtz equation
by: Muthuvalu, Mohana Sundaram, et al.
Published: (2014)
by: Muthuvalu, Mohana Sundaram, et al.
Published: (2014)
Mekanisma pengujian ALU menggunakan Teknik Boundary Scan / Ahmad Zaki Zamani Abdul Aziz
by: Ahmad Zaki Zamani, Abdul Aziz
Published: (2000)
by: Ahmad Zaki Zamani, Abdul Aziz
Published: (2000)
The transcript repeat element: The human Alu sequence as a component of gene networks influencing cancer
by: Moolhuijzen, Paula, et al.
Published: (2010)
by: Moolhuijzen, Paula, et al.
Published: (2010)
Design of an FPGA-Based OFDM Transceiver for DVB-T Standard
by: Gopal, Lenin, et al.
Published: (2011)
by: Gopal, Lenin, et al.
Published: (2011)
A Galois field-based logic synthesis with testability
by: Mathew, J., et al.
Published: (2010)
by: Mathew, J., et al.
Published: (2010)
Similar Items
-
Arithmetic logic unit (ALU) - bit slice approach.
by: Suparjo, Bambang Sunaryo, et al. -
Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014) -
A Built-In-Self-Test Arithmetic Logic Unit (A BIST ALU) / Suhaila Ab. Aziz
by: Suhaila , Ab. Aziz
Published: (2003) -
Design of reversible multiplexer/de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014) -
Design of reversible multiplexer de-multiplexer
by: Gopal, Lenin, et al.
Published: (2014)